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Abstract
In this paper, we present a new temporal property specication language TXP. The
language is designed to support dynamic monitoring of temporal properties at sim-
ulation runtime, as well as to provide the input specication for formal property
checking. For design verication of hardware systems, hardware description lan-
guages (HDL) provide modeling capabilities, but they are inadequate for concise
specication of complex assertions where logic relationships involve multi cycle be-
havior. TXP is a declarative language that provides a rich set of operators based
on regular expressions over sequences of values and events. Its key features are to
allow multi-cycle behavior, time shift operations in the past or future, conditional
matching, repetition of sequences, and restrictions over sequences. The sequences
can be constructed with logical connectives such as "and" and "or" to compose more
complex assertions. A TXP engine has been developed to monitor the properties
at runtime.
1 Introduction
A new temporal property specication language TXP
2
has been developed by
Synopsys. Using this language, users can write assertions to verify hardware
system properties during simulation at runtime, or feed those assertions to
formal or semi-formal verication tools for static checking. Numerous speci-
cation languages based on temporal logic [1,2] have been proposed for formal
methods such as model checking and theorem proving, but their adoption by
the hardware designers have been slow. TXP has been developed with hard-
ware design as the main application, and addresses the problem of usability
by providing constructs using concepts familiar to hardware designers.
The TXP language provides a way to accurately and eÆciently describe
control behaviors that span over multiple cycles and modules of the design
under test. For hardware developers, timing and order related functional
problems are diÆcult to detect and most expensive to x, causing project
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delays and cost overruns. Commonly used HDLs such as Verilog [4] and
VHDL [5] were designed to model hardware at a Register Tranfer Level (RTL)
(i.e, on a single cycle transitions) and provide procedural features to describe
the system. Clearly, such an execution model is not adequate to concisely
specify multi-cycle functions. One can argue that HDLs are design languages,
not specication languages, and as such a new specication methodology is
required, particularly in the light of increasing design size and complexity.
Using a specication method to easily and intuitively express input/output
behavior, bus protocols, and other complex relationships of the design under
test, a very eÆcient dynamic monitoring system can be developed to provide
detection of faulty behavior during verication.
The TXP language is a declarative language whose semantics are based on
regular expressions [3]. There have been some proposals to extend temporal
logic [6] for providing the expressive power of regular expressions. TXP builds
upon those concepts to provide a syntax that is intuitive to hardware designers.
The decision to base the language on regular expressions was two fold: one,
regular expressions t well with the sequencing operations so well understood
by hardware designers; and two, regular languages can be translated easily to
a nite state model that can be used by the formal methods to perform formal
property checking.
There is also some history of work on temporal logics for specifying prop-
erties of software systems. The Bandera project described in [7] has developed
a system for JAVA language in which common occuring temporal properties
can be specied. These properties are location dependent in the code and get
red when the program execution reaches a control point.
TXP specications allow a user to express the following sequencing fea-
tures:

The basic sequencing construct to specify that an event follows another

Sequences in the past or future

Composite sequences using logic connectives(and,or,inv)

The repetition of sequences

Conditions to hold during a sequence

Time bounded sequences

User specied clock or simulation time as sampling unit of time
In section 2, we describe the theoretical foundations for TXP and a for-
mal semantic structure to dene the language. Section 3 shows the run-time
verication environment and explains the simulation model. In section 4, we
describe the language features and some examples to illustrate the usage of
the language constructs. Finally, Section 5 summarizes the current work and
outlines the future work.
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2 Theoretical Foundation
This section describes the theoretical basis on which TXP semantics are devel-
oped. Section 2.1 describes the operators that are dened over the standard
regular expressions. Section 2.2 further constructs denitions for negation of
operators. The semantics of each TXP construct is later dened in terms of
the denitions described in this section.
2.1 Regular expressions over Valuations
We deal with temporal sequences (t-sequences) over the alphabet of valuations.
Valuation is complete description of the state of the design at a particular mo-
ment. To the standard signature of algebra of sequences, we add an operator
[
. The carrier of the new algebra VTSeq is Val
?
Nat Nat, where Val
is the set of design valuations and Nat is the set of natural numbers. In the
t-sequence (v; n;m), n and m represent the placement of \virtual beginning"
and \virtual end" of the t-sequence with respect to the beginning of v. We
dene:

" = ("; 0; 0)

(u; n
0
; n
00
)
[
= (u; n
0
; n
0
)
The interpretation of
(u; n
0
; n
00
)  (v;m
0
; m
00
)
is dened as (w; n
0
+ i;m
00
+ j) if w is the shortest sequence such that (1) u
is a subsequence of w at position i, (2) v is a subsequence of w at position j
and (3) n
00
+ i = m
0
+ j. The concatenation is undened if such i, j, w does
not exist.
Observe, that the interpretation of concatenation is a partial function.
The t-sequences of the form (v; 0; jvj) are called nonextended. Observe, that
the sub-algebra of all nonextended t-sequences is isomorphic to the standard
algebra of sequences.
The algebra of temporal regular languages (t-languages) VTReg is built
over the algebra of t-sequences. To the standard signature of algebra of regular
languages, we add operators
[
, \ , rst , pref , and neg . The carrier
is the powerset of the carrier of the algebra of t-sequences. The interpretations
are dened as

U
[
= fu
[
: u 2 Ug

U \ V = ((U  
?
) \ V ) [ (U \ (V  
?
))
We say, that the t-language U is nonextended i all sequences in U are nonex-
tended. Observe, that the sub-algebra of all nonextended t-languages is iso-
morphic to the standard algebra of regular languages. The remaining opera-
tions are dened only for nonextended arguments. Let us assume NExtend,
where NExtend denotes the set of all nonextended t-sequences. Additionally
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we will write hei to denote the set of all t-sequences ([v]; 0; 1) such that Verilog
expression e evaluates to true in the valuation v.

rst U = fu 2 U : 8u
0
2 NExtend : u
0
6= ") (u  u
0
) =2 Ug

pref U = fu
0
2 NExtend : 9u
00
2 NExtend : u = u
0
 u
00
g

U = fu
0
2 NExtend : u
0
=2 Ug

neg U = rst(pref U)\U  
2.2 Temporal regular expressions with explicit failure
In this section we show how to construct the algebra VTFReg of temporal
regular expressions over valuations with explicit failure. The elements of its
carrier are dened to be pairs, which for convenience we write as ratios:
(U; U
0
) =
U
U
0
where the \numerator" represents success of the assertion, while \denomi-
nator" represents failure. The signature and operations of this algebra are
dened as follows in terms of operations in VTReg:

U
U
0

V
V
0
=
U  V
U
0
[ (U  V
0
)

U
U
0
[
V
V
0
=
U [ V
U
0
\ V
0

U
U
0
\
V
V
0
=
U \ V
U
0
[ V
0

" =
"
;

 =

;

; =
;

?

hei =
e
:e
for e 2 V exp


U
U
0

?
=
U
?
;

if
U
U
0
next
V
V
0
else
W
W
0
=
(U  V ) [ ((neg U) W )
(U  V
0
) [ ((neg U) W
0
)

inv
U
U
0
=
U
0
U

istrue
U
U
0
in
V
V
0
=
V \ U
?
V
0
[ ((U
?
 U
0
) \ pref(V ))
if U and U
0
contain only sequences of the form ([v]; 0; 1); undened otherwise

rst
U
U
0
=
rst U
rst U
0
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
len
[n::m]
U
U
0
=
U \ 
[n::m]
U
0
\ 
[n::m]
if U \ 
[n::m]
6= ;

len
[n::m]
U
U
0
=
;
(U
0
\ 
[n::m]
) [ 
m
if U \ 
[n::m]
= ;
The carrier of algebra VTFReg is used as the semantic domain in formal
denition of TXP semantics later in this paper.
3 Run-time Environment
Although TXP can support any HDL, we will describe the run-time envi-
ronment for Verilog HDL. Verilog is an event driven language used by many
hardware designers to model their systems for design and verication using
simulation. To simulate the design, users write Verilog descriptions and com-
pile to generate a model for simulation. For writing application code that uses
the run-time information from the simulation, Verilog provides a software in-
terface called Programming Language Interface(PLI).
Design Source
Verilog Compiler
Runtime Simulation
Model
TXP Source
TXP Compiler
Runtime TXP
Enginepli
Fig. 1. TXP Run-time Environment
As shown in Figure 1, TXP specications are compiled separately and pro-
vided to the TXP monitoring engine. The TXP run-time engine interacts with
Verilog simulation using the Programming Language Interface(PLI)
3
, mainly
to obtain design variable information such as values and to obtain notication
upon value change. While the simulation is running, TXP monitors and keeps
track of the state of the assertions described in the TXP le. When a failure
of an assertion is detected, the reporting provides debugging information that
reports the starting time of the assertion and the time when failure is detected.
4 Language Basics
This section explains the basics of the language. The description includes the
timing model, a match of a sequence, assertions, time shift operations, and
3
Although the prototype implementation used PLI interface, there are more eÆcient ways
of interacting with the simulator such as VPI and direct kernel interface.
5
Dudani,Geada,Jakacki,Vainer
construction of sequences.
4.1 Timing Model And Events
The timing model employed in TXP is based on clock ticks (cycles), and uses
a generalized notion of clock cycles. A clock tick is an atomic moment in time
and implies that there is no duration of time in a clock tick. The value of a
variable in expression at a clock tick is sampled precisely at that moment in
time. The sampled value is the only valid value of a variable at a clock tick.
The denition of a clock is explicitly specied by the user, and can vary from
one expression to another. In addition, a user can choose to use the simulation
time as a clock to express asynchronous events.
A temporal expression is always tied to a clock denition. The values of
variables involved in the expression are sampled only at clock ticks. These
values are used to evaluate events or logical sub-expressions that are required
to determine a match with respect to a temporal expression.
An event at a clock tick is dened as a change in the value of an expression
from the value of that expression at the previous clock tick. For example, when
a signal changes its value from low to high (a rising edge), it is considered an
event. An event evaluates to true if the event occurs, and to false if the event
does not occur.
4.2 Matching A Sequence
A sequence, described by a temporal expression, consists of checkpoints, dis-
persed in time from the beginning to the end of evaluation time. A checkpoint
is the evaluation of a logical expression or an event, resulting in a true/false
value. Generally, a sequence is written as a series of checkpoints, where a
checkpoint is followed by the next checkpoint. To determine a match of a
sequence, checkpoints are evaluated at appropriate times to satisfy the ex-
pression. If all the checkpoints are satised, then a match of a sequence is
said to occur.
An assertion is tried at every clock tick to see if it is violated. To test
the assertion at a clock tick, a new evaluation attempt for the expression is
carried out, independent of any attempt at a previous clock tick. The results
of each attempt are also reported separately.
A more complex scenario arises when the expression evaluation branches
out to compute all alternatives sequences implied by a construct. In such
cases, a match is determined for every sequence independent of each other.
The expression can result in multiple matches or failed matches. If such
a temporal expression is a sub-expression of a larger expression, then the
resulting matches are used to determine matches of the enclosing expression.
6
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Example 4.1
e1 #[1..3] (ack==0)
This statement says that signal ack must be low after the occurrence of event e1 at either
clock tick 1, 2, or 3. To determine a match for each of these three cases, three separate
evaluations are started. The three sequences are:
e1 #1 (ack==0)
e1 #2 (ack==0)
e1 #3 (ack==0)
4.3 Assertions
Assertions, also called checkers, are expressed as check or forbid clauses. An
assertion denes a property of a system that is monitored to provide the user
with a functional validation capability. An assertion is written as a tempo-
ral expression and can express complex timing and functional relationships
between values and events of the system.
A check clause results in a success for an attempt if the associated temporal
expression has at least one match for that attempt. Otherwise, the check
clause fails. Generally, a check clause is specied with the expectation that
the temporal expression will hold true for all attempts.
On the other hand, a forbid clause results in a success for an attempt
if the associated temporal expression has no match. Otherwise, the forbid
clause fails. Contrary to a check clause, a forbid clause is specied to ensure
that a certain condition never occurs.
A check or forbid is declared with an identier to name the assertion,
a clock to specify clock ticks for sampling values/events, and a temporal ex-
pression to specify the relationship for monitoring.
clock event spec f
check name : temporal expr ;
forbid name: temporal expr ;
g
The clock determines the sampling times for values and events. A clock tick
occurs whenever the event described by event spec occurs during simulation.
The event spec can be a rising edge, falling edge, an edge (falling or rising),
or simulation clock itself.
Example 4.2
clock posedge clk f
check rule1 : if (pipelined) stage1 #1 stage2 #1 stage3;
forbid rule2 : if (mem op) mem instr #2 mem fetch;
g
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4.4 Time Shift Operations
Formal Semantics

[[#[n..m] A]] = 
[n::m]
 [[A]] for 1  n  m

[[#[n..m] A]] = /
[ m:: n]
 [[A]] for n  m < 0

[[#[n..m] A]] = (/
[0:: n]
[ 
[0::m]
)  [[A]] for n < 0  m

[[#n A]] = [[#[n..n] A]] if n > 0

[[A #n B]] = [[A]]  [[#(n  1) B]]

[[A->>B]] = [[A]] 
?
 [[B]]
Time is expressed in terms of clock tick delays and is specied using #
notation. e1 #t e2 means that e1 should occur, followed by (t 1) clock ticks,
followed by e2. In other words, e1 must occur, followed by e2 on the t clock
tick
4
.
This basic time notation is used to express temporal relationships between
expressions, and provides the building blocks for sequences. Examples of
specication are: delays between sequences, specic clock tick when a sequence
is expected to occur, time period during which a sequence is expected to
complete, and eventuality of occurrence of a sequence.
Time can be expressed in a variety of ways, such as
#t, to denote t clock ticks,
#[t1::t2], to denote a variable time delay between t1 and t2, and
#[1..simend], to denote eventually before the end of simulation. (A short-
cut symbol ->> can be used to denote the same)
Example 4.3
Consider three expressions, showing positive shift, negative shift, and eventuality.
txp expr1 = te1 #2 te2;
For expr1, te2 is expected to occur 2 clock ticks after te1.
txp expr2 = te1 # -1 te2;
For expr2, te2 is expected to occur 1 clock tick prior to te1.
txp expr3 = te1 -> > te2;
For expr3, te2 is expected to occur sometime after te1 but before the simulation ends.
4.5 Composite Sequences
Formal Semantics

[[A or B]] = [[A]] [ [[B]]

[[A and B]] = [[A]] \ [[B]]

[[inv A]] = inv [[A]]
Three operators are provided to construct sequences: and, or, and inv.
4
TXP allows the time shift to be negative. However, in this paper we will not detail the
formal semantics of this feature.
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The binary operator and is used when both operand expressions are ex-
pected to succeed.
temporal expr and temporal expr
The two operands of and are temporal expressions. The requirement for
the match of the and operation is that both the operand expressions must
match. When one of the operand expressions matches, it waits for the other
to match. The end time of the composite expression is the end time of the
operand expression that completes the last.
Example 4.4
Assuming that ve1, ve2, ve3, ve4 and ve5 are logical Verilog expressions, then the second
operand is longer, so the end time is 4 clock ticks from the current time.
(ve1 #2 ve2) and (ve3 #2 ve4 #2 ve5)
The operator or is used when at least one of the two operand sequences is
expected to succeed.
temporal expr or temporal expr
The requirement for the match of the or operation is that at least one of
the two operand expressions succeed. The end time of a match is the end time
of any temporal expression that matched.
To obtain the inverse of a match, inv operator is used.
inv temporal expr
The operator inv complements
5
the matches. Every successful match is
converted to a failed match, and vice versa. Generally, this feature is used
when a user is interested in detecting failure of an expression. A failure occurs
when all possibilities of matching the expression for a success are exhausted.
4.6 Conditional Matching
Formal Semantics

[[if A next B nextelse C]] = if [[A]] next [[B]] else [[C]]

[[if A then B else C]] = if [[A]]
[
next [[B]] else [[C]]

[[if A next B]] = if [[A]] next [[B]] else "

[[if A then B]] = if [[A]]
[
next [[B]] else "
These constructs allow a user to monitor sequences based on satisfying
some criteria. Most common uses are to attach a precondition to a sequence,
and to select a sequence between two alternatives, where the selection is made
based on the success of a condition. Two kinds of clauses are provided.
5
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time. Note the dierence between inv and neg dened in section 2.1.
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if cond then seq
if cond then seq
1
else seq
2
The rst clause is used to precondition monitoring of a temporal expression
(The functionality provided here is the same as obtained by an implication
operator in temporal languages). If the condition cond fails then seq is skipped
for monitoring. Note that, cond and seq, both can be temporal expressions.
These clauses work well when the monitoring of cond is to be overlapped with
monitoring of seq, seq
1
or seq
2
.
Example 4.5
Consider a bus operation for data transfer from a master to a target device. When the bus
enters a data transfer phase, multiple data phases can occur to transfer a block of data.
During the data transfer phase, a data phase completes on any rising clock edge on which
irdy is deasserted and either trdy or stop is deasserted. Note that a deasserted signal here
implies a value of low and negedge means a transition from a high to low value. The end of
a data phase can be expressed as
clock posedge mclk f
txp data end =
if (data phase) then ((negedge irdy &&(negedge trdy || negedge stop));
g
Another variation is to oer the concatenation eect between the condition
and the sequence. These constructs are provided as
if cond next seq
if cond next seq
1
nextelse seq
2
Unlike the previous clauses, there is no overlapping between cond and seq,
seq
1
or seq
2
. Upon the success of condition cond, monitoring for temporal
expression seq begins at the next clock tick, i.e., there is one clock tick dif-
ference between the end of cond and the beginning of seq. Note that if cond
spawns multiple sequences, then the earliest match is considered.
4.7 Repetition of Sequences
Formal Semantics

[[rep[n..m]A]] = [[A]]
[n::m]
for 0  n  m

[[rep[n..]A]] = [[A]]
n
 [[A]]
?
for 0  n and nonextended [[A]]
There are situations when a temporal expression is monitored repeated
times in succession. In such cases, monitoring is performed for a specied
number of times, and each time a success is expected to result from evaluating
the temporal expression. In other words, repetition is same as concatenation
of the same temporal expression for the specied number of times. Repetition
is expressed with a repetition parameter to specify the number of times an
expression needs to be monitored. This parameter can be a number or a range
of values.
rep n seq
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n can be any non-zero positive integer constant, and seq can be a temporal
expression.
The above expression is semantically equivalent to the following expression,
seq #1 seq #1 seq :::
| {z }
n times
Example 4.6
rep 3 (ev1 #1 ev2)
says "sequence (ev1 #1 ev2) must occur three times in a row". It is equivalent to writing
(ev1 #1 ev2) #1 (ev1 #1 ev2) #1 (ev1 #1 ev2)
Example 4.7
A bus read transaction in burst mode is expected to read data in 8 data phases. Each data
phase follows the next, where a data phase is said to occur when signals irdy and trdy are
deasserted at the same time.
clock posedge mclk f
check burst rule:
if (negedge burst mode) then #2 rep 8 (negedge trdy)&&(negedge irdy);
g
The assertion burst rule says " when a falling edge of burst mode is detected, two clock ticks
later, data transfer begins (trdy and irdy both deasserted) and continues for 8 times".
4.8 Specication of Conditions On Sequences
Formal Semantics

[[istrue v in A]] = istrue hvi in [[A]]

[[len[n..m]in A]] = len
[n::m]
[[A]]

[[len n in A]] = [[len[n..n]in A]]
Sequences of events often occur under the assumptions of some restric-
tions for correct behavior. A logical condition must hold true, for instance,
while processing a transaction. Or, a transaction must complete within a
given period of time, no matter what variation of commands are issued in the
transaction to be processed. Also frequently, occurrence of certain events is
prohibited while processing a transaction. These situations can be expressed
directly using the following two constructs:
istrue logical expr in temporal expr
logical expr is a logical expressions which must result to true at every
clock tick during the monitoring of temporal expr. If temporal expr starts at
time t1 and ends at time t2, then logical expr must hold true from time t1 to
t2.
len time shift in temporal expr
time shift species the length of the duration for the temporal expr. All
variations of the time shift specication are allowed. If a single number is
specied for time shift, then it represents a xed time duration. If time shift
species a range of numbers, then the temporal expr may terminate anytime
11
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within a time period determined by the minimum and maximum numbers.
Example 4.8
clock posedge mclk f
check burst rule1:
if (negedge burst mode) then
istrue (!burst mode) in (#1 rep 8 (negedge trdy && negedge irdy));
g
In the above expression, the value of signal burst mode is required to be low, and is
checked at every clock tick during the expression (#1 rep 8 (trdy ==0) && (irdy==0).
clock posedge mclk f
check burst rule3:
if (negedge burst mode) then
len #[9..11] in (#[1..4] rep 8 (negedge trdy && negedge irdy));
g
In the above expression, the total duration of the entire repeated sequence must not be less
than 9 clock ticks and greater than 11 clock ticks. This restriction is expressed by len
#[9..11] in expression.
5 Conclusions
We have presented a new language for specifying properties that are useful for
hardware designers. We believe that the sequencing operations are the most
common considerations in verifying a hardware design. TXP is well suited
for such applications, as it presents a convenient syntax to write common
protocols such as PCI and Inniband. TXP, based on regular expression se-
mantics, has been implemented to monitor temporal expressions at simulation
run time. TXP is also being experimented to drive a formal property checker.
As our model of TXP assertions is based on nite state automata, an interset-
ing area for investigation is the automatic stimulus generation for exercising
the TXP assertions. Our work continues to examine all aspects of hardware
design verication and investigate future extensions to the language.
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